This happens to be a negative edge triggered JK flip flop. I used boolean algebra and found D = E' and E = D'. Given the propagation delay I thought this was
File:Negative-edge triggered master slave D flip-flop.svg - Wikimedia Commons
Solved This is a negative-edge-triggered master-slave D | Chegg.com
Telecommunication and Electronics Projects: Working of Master Slave Negative Edge D Flip-Flop
Boolean gate-based negative edge-triggered D flip-flop. | Download Scientific Diagram
Untitled Document
Is this D Flip Flop positive edge triggered or negative edge triggered? - Electrical Engineering Stack Exchange
Rising Edge Triggered D Flip Flop
Instructor: Alexander Stoytchev - ppt download
Can anyone write the Verilog code for a negative edge-triggered D-flip flop? - Quora
Is S R flip flop positive level triggered or negative level triggered? - Quora
Introduction to Flip-Flops - luisdanielhernandezengineeringportfolio
Solved This is a positive-edge-triggered master-slave D | Chegg.com
Sequential Logic and Flip Flops Sequential Logic Circuits